Celia"s Verilog/EDA Hints and Examples
verilog synthesis hints, perl scripts to improve design productivity, and general information about verilog in the EDA industry
Project VeriPage
contains FAQ, examples and tutorial
Usenet - comp.lang.verilog